JPH01144925U - - Google Patents
Info
- Publication number
- JPH01144925U JPH01144925U JP4030888U JP4030888U JPH01144925U JP H01144925 U JPH01144925 U JP H01144925U JP 4030888 U JP4030888 U JP 4030888U JP 4030888 U JP4030888 U JP 4030888U JP H01144925 U JPH01144925 U JP H01144925U
- Authority
- JP
- Japan
- Prior art keywords
- channel mos
- mos transistor
- output terminal
- circuit
- cmos circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 4
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4030888U JPH01144925U (en]) | 1988-03-29 | 1988-03-29 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4030888U JPH01144925U (en]) | 1988-03-29 | 1988-03-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01144925U true JPH01144925U (en]) | 1989-10-05 |
Family
ID=31266779
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4030888U Pending JPH01144925U (en]) | 1988-03-29 | 1988-03-29 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01144925U (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004048429A (ja) * | 2002-07-12 | 2004-02-12 | Matsushita Electric Ind Co Ltd | パワーオンリセット回路 |
-
1988
- 1988-03-29 JP JP4030888U patent/JPH01144925U/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004048429A (ja) * | 2002-07-12 | 2004-02-12 | Matsushita Electric Ind Co Ltd | パワーオンリセット回路 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5467039A (en) | Chip initialization signal generating circuit | |
ATE139070T1 (de) | Cmos-klemmschaltungen | |
JPH07118642B2 (ja) | レベル変換回路 | |
JPS63209214A (ja) | 相補形絶縁ゲ−トインバ−タ | |
JPH05308274A (ja) | Cmosレベルシフト回路 | |
JPH05175811A (ja) | パワーオンリセット回路 | |
JPS63501468A (ja) | Cmos対eclインタフエ−ス回路 | |
KR940012851A (ko) | 차동 전류원 회로 | |
JPH01144925U (en]) | ||
JP3149992B2 (ja) | 半導体集積回路 | |
JPH06204818A (ja) | 入力増幅回路 | |
JPH0846508A (ja) | Cmosレベルシフト回路 | |
JPH05127764A (ja) | ボルテージレギユレータ | |
JP4252774B2 (ja) | 定電流源システムにおける電気回路 | |
JP3325375B2 (ja) | インバータ型増幅器 | |
JPH0624787Y2 (ja) | 切替回路 | |
JP2555046Y2 (ja) | 出力バッファ回路 | |
JP2647923B2 (ja) | 論理回路 | |
JPH0575205B2 (en]) | ||
KR920011077A (ko) | 반도체 회로 | |
JP2757632B2 (ja) | テスト信号発生回路 | |
JPH04215113A (ja) | パワーオンリセット回路 | |
JP2776072B2 (ja) | レベル変換回路 | |
JPS6441924A (en) | Logic circuit | |
JPS57101406A (en) | Mos analog signal amplifying circuit |